Formalisation of multi-precision arithmetic for high-level synthesis of DSP architectures

نویسندگان

  • Marc Pauwels
  • Gert Goossens
  • Francky Catthoor
  • Hugo De Man
چکیده

c 1994 Kluwer Academic Publishers, Boston. Manufactured in The Netherlands. Formalisation of Multi-Precision Arithmetic for High-Level Synthesis of DSP Architectures MARC PAUWELS , GERT GOOSSENS, FRANCKY CATTHOOR, HUGO DE MAN [email protected] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium Abstract. Multiple precision arithmetic is very useful to optimally trade o area and time when implementing real-time signal processing algorithms on application speci c architectures. A wide range of area-time trade-o s is possible in multiple precision, with the degree of multi-precision as a parameter. To cope with this complex optimisation problem, there is de nitely a need for good models and support by synthesis tools. This paper describes how multiple precision arithmetic has been formalised and implemented in formal software procedures within the Cathedral-2nd high-level synthesis environment, developed at IMEC. The use of multiple precision arithmetic is illustrated by means of a design of an industrial application.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Compact DSP Core with Static Floating-Point Arithmetic

A multimedia system-on-a-chip (SoC) usually contains one or more programmable digital signal processors (DSP) to accelerate data-intensive computations. But most of these DSP cores are designed originally for standalone applications, and they must have some overlapped (and redundant) components with the host microprocessor. This paper presents a compact DSP for multi-core systems, which is full...

متن کامل

High Level Synthesis Of Multi-Precision Data Flow Graphs

Anand Pande* Broadcom India Pvt. Ltd. Sara farazi , 87/27, Richmond Road, Bangalore-25 [email protected] Mahesh M. Mehendale Texas Instruments (I) Ltd. Golf View Homes, Murugeshpalaya, Bangalore17 [email protected] A number of DSP algorithms involve linear transforms employing weighted sum computations, where the weights are fixed at design time. Add-shvt implementation of such a comput...

متن کامل

Fracturable DSP Block for Multi-context Reconfigurable Architectures

Multi-context architectures like NATURE enable low-power applications to leverage fast context switching for improved energy efficiency and lower area footprint. The NATURE architecture incorporates 16-bit reconfigurable DSP blocks for accelerating arithmetic computations, however, their fixed precision prevents efficient re-use in mixed-width arithmetic circuits. This paper presents an improve...

متن کامل

Reconfigurable and Modular Based Synthesis of Cyclic Dsp Data Flow Graphs

The conventional high level synthesis techniques target DSP algorithms onto architectures using basic functional units such as adders or multipliers. In this paper, a scheme for the partitioning of the data flow graph of a DSP application for a high-level synthesis aimed at a design using multi-modules is proposed. In the propose scheme, the regularity characteristics of DSP application are exp...

متن کامل

Efficient Reverse Converter for Three Modules Set {2^n-1,2^(n+1)-1,2^n} in Multi-Part RNS

Residue Number System is a numerical system which arithmetic operations are performed parallelly. One of the main factors that affects the system’s performance is the complexity of reverse converter. It should be noted that the complexity of this part should not affect the earned speed of parallelly performed arithmetic unit. Therefore in this paper a high speed converter for moduli set {2n-1, ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • VLSI Signal Processing

دوره 11  شماره 

صفحات  -

تاریخ انتشار 1995